 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs February 2008 74LCX126 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Features 5V tolerant inputs and outputs 2.3V-3.6V VCC specifications provided 5.5ns tPD max. (VCC = 3.3V), 10A ICC max. Power down high impedance inputs and outputs Supports live insertion/withdrawal(1) 24mA output drive (VCC = 3.0V) Implements patented noise/EMI reduction circuitry Latch-up performance exceeds JEDEC 78 conditions ESD performance: General Description The LCX126 contains four independent non-inverting buffers with 3-STATE outputs. Each output is disabled when the associated output-enable (OE) input is LOW. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. The 74LCX126 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation. - Human body model > 2000V - Machine model > 100V Leadless DQFN package Note: 1. To ensure the high-impedance state during power up or down, OE should be tied to VCC through a pull-up resistor: the minimum value of the resistor is determined by the current-sourcing capability of the driver. Ordering Information Order Number 74LCX126M 74LCX126SJ 74LCX126BQX(2) 74LCX126MTC Package Number M14A M14D MLP14A MTC14 Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Note: 2. DQFN package available in Tape and Reel only. Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Connection Diagrams Pin Assignments for SOIC, SOP, and TSSOP Logic Symbol IEEE/IEC (Top View) Pad Assignments for DQFN Truth Table Inputs OEn H H L L = LOW Voltage Level Z = High Impedance X = Immaterial Output An L H X On L H Z H = HIGH Voltage Level (Top Through View) Pin Description Pin Names An OEn On Description Inputs Output Enable Inputs Outputs (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 2 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol VCC VI VO Supply Voltage DC Input Voltage DC Output Voltage, Output in 3-STATE Output in HIGH or LOW IIK IOK DC Output Diode Current VO < GND VO > VCC IO ICC IGND TSTG Parameter Rating -0.5V to +7.0V -0.5V to +7.0V -0.5V to +7.0V State(3) -0.5V to VCC + 0.5V -50mA -50mA +50mA 50mA 100mA 100mA -65C to +150C DC Input Diode Current, VI < GND DC Output Source/Sink Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Note: 3. IO Absolute Maximum Rating must be observed. Recommended Operating Conditions(4) The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol VCC Supply Voltage Operating Data Retention VI VO Input Voltage Output Voltage HIGH or LOW State 3-STATE IOH / IOL Output Current VCC = 3.0V-3.6V VCC = 2.7V-3.0V VCC = 2.3V-2.7V TA t / V Parameter Min. 2.0 1.5 0 0 0 Max. 3.6 3.6 5.5 VCC 5.5 24 12 8 Units V V V mA Free-Air Operating Temperature Input Edge Rate, VIN = 0.8V-2.0V, VCC = 3.0V -40 0 85 10 C ns / V Note: 4. Unused inputs must be held HIGH or LOW. They may not float. (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 3 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs DC Electrical Characteristics TA = -40C to +85C Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage VCC (V) 2.3-2.7 2.7-3.6 2.3-2.7 2.7-3.6 2.3-3.6 2.3 2.7 3.0 Conditions Min. 1.7 2.0 Max. Units V 0.7 0.8 IOH = -100A IOH = -8mA IOH = -12mA IOH = -18mA IOH = -24mA IOL = 100A IOL = 8mA IOL = 12mA IOL = 16mA IOL = 24mA 0 VI 5.5V 0 VO 5.5V, VI = VIH or VIL VI or VO = 5.5V VI = VCC or GND 3.6V VI, VO 5.5V(5) VIH = VCC - 0.6V VCC - 0.2 1.8 2.2 2.4 2.2 0.2 0.6 0.4 0.4 0.55 5.0 5.0 10 10 10 500 V V VOL LOW Level Output Voltage 2.3-3.6 2.3 2.7 3.0 V II IOZ IOFF ICC ICC Input Leakage Current 3-STATE Output Leakage Power-Off Leakage Current Quiescent Supply Current Increase in ICC per Input 2.3-3.6 2.3-3.6 0 2.3-3.6 2.3-3.6 A A A A A Note: 5. Outputs disabled or 3-STATE only. AC Electrical Characteristics TA = -40C to +85C, RL = 500 VCC = 3.3V 0.3V, CL = 50 pF Symbol tPHL, tPLH tPZL, tPZH tPLZ, tPHZ VCC = 2.7V, CL = 50 pF Min. 1.5 1.5 1.5 VCC = 2.5V 0.2V, CL = 30 pF Min. 1.5 1.5 1.5 Parameter Propagation Delay Output Enable Time Output Disable Time Skew(6) Min. 1.5 1.5 1.5 Max. 5.5 6.0 5.5 1.0 Max. 6.0 7.0 6.5 Max. 6.6 7.8 6.6 Units ns ns ns ns tOSHL, tOSLH Output to Output Note: 6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 4 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Dynamic Switching Characteristics TA = 25C Symbol VOLP VOLV Parameter Quiet Output Dynamic Peak VOL Quiet Output Dynamic Valley VOL VCC (V) 3.3 2.5 3.3 2.5 Conditions CL = 50pF, VIH = 3.3V, VIL = 0V CL = 30pF, VIH = 2.5V, VIL = 0V CL = 50pF, VIH = 3.3V, VIL = 0V CL = 30pF, VIH = 2.5V, VIL = 0V Typical 0.8 0.6 -0.8 -0.6 Unit V V Capacitance Symbol CIN COUT CPD Parameter Input Capacitance Output Capacitance Power Dissipation Capacitance Conditions VCC = Open, VI = 0V or VCC VCC = 3.3V, VI = 0V or VCC VCC = 3.3V, VI = 0V or VCC, f = 10MHz Typical 7 8 25 Units pF pF pF (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 5 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs AC Loading and Waveforms (Generic for LCX Family) Test tPLH, tPHL tPZL, tPLZ tPZH, tPHZ Open 6V at VCC = 3.3 0.3V VCC x 2 at VCC = 2.5 0.2V GND Switch Figure 1. AC Test Circuit (CL includes probe and jig capacitance) Waveform for Inverting and Non-Inverting Functions 3-STATE Output High Enable and Disable Times for Logic Propagation Delay. Pulse Width and trec Waveforms Setup Time, Hold Time and Recovery Time for Logic 3-STATE Output Low Enable and Disable Times for Logic VCC Symbol Vmi Vmo Vx Vy trise and tfall 3.3V 0.3V 1.5V 1.5V VOL + 0.3V VOH - 0.3V 2.7V 1.5V 1.5V VOL + 0.3V VOH - 0.3V 2.5V 0.2V VCC / 2 VCC / 2 VOL + 0.15V VOH - 0.15V Figure 2. Waveforms (Input Characteristics; f = 1MHz, tr = tf = 3ns) (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 6 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Schematic Diagram (Generic for LCX Family) (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 7 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Tape and Reel Specification Tape Format for DQFN Package Designator BQX Tape Section Leader (Start End) Carrier Trailer (Hub End) Number of Cavities 125 (Typ.) 3000 75 (Typ.) Cavity Status Empty Filled Empty Cover Tape Status Sealed Sealed Sealed Tape Dimensions inches (millimeters) Reel Dimensions inches (millimeters) Tape Size 12mm A 13.0 (330.0) B 0.059 (1.50) C 0.512 (13.00) D 0.795 (20.20) N 2.165 (55.00) W1 0.488 (12.4) W2 0.724 (18.4) (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 8 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Physical Dimensions 8.75 8.50 7.62 14 8 B A 0.65 5.60 6.00 4.00 3.80 PIN ONE INDICATOR 1 7 1.70 1.27 1.27 (0.33) 0.51 0.35 0.25 M LAND PATTERN RECOMMENDATION CBA 1.75 MAX 1.50 1.25 0.25 0.10 C 0.10 C SEE DETAIL A 0.25 0.19 NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C, B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE MOLD GAGE PLANE FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X145-14M 0.36 E) DRAWING CONFORMS TO ASME Y14.5M-1994 F) DRAWING FILE NAME: M14AREV13 0.50 X 45 0.25 R0.10 R0.10 8 0 0.90 0.50 (1.04) DETAIL A SCALE: 20:1 SEATING PLANE Figure 3. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 9 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Physical Dimensions (Continued) Figure 4. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 10 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Physical Dimensions (Continued) Figure 5. 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 11 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs Physical Dimensions (Continued) 0.43 TYP 0.65 1.65 0.45 6.10 12.00 TOP R0.09 min & BOTTOM A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6 B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982 E. LANDPATTERN STANDARD: SOP65P640X110-14M F. DRAWING FILE NAME: MTC14REV6 1.00 R0.09min Figure 6. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 12 74LCX126 -- Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. ACEx(R) Build it NowTM CorePLUSTM CROSSVOLTTM CTLTM Current Transfer LogicTM EcoSPARK(R) EZSWITCHTM * TM (R) Fairchild(R) Fairchild Semiconductor(R) FACT Quiet SeriesTM FACT(R) FAST(R) FastvCoreTM FlashWriter(R) * FPSTM FRFET(R) Global Power ResourceSM Green FPSTM Green FPSTMe-SeriesTM GTOTM i-LoTM IntelliMAXTM ISOPLANARTM MegaBuckTM MICROCOUPLERTM MicroFETTM MicroPakTM MillerDriveTM Motion-SPMTM OPTOLOGIC(R) OPTOPLANAR(R) (R) PDP-SPMTM Power220(R) POWEREDGE(R) Power-SPMTM PowerTrench(R) Programmable Active DroopTM QFET(R) QSTM QT OptoelectronicsTM Quiet SeriesTM RapidConfigureTM SMART STARTTM SPM(R) STEALTHTM SuperFETTM SuperSOTTM -3 SuperSOTTM -6 SuperSOTTM -8 SupreMOSTM SyncFETTM (R) The Power Franchise(R) TinyBoostTM TinyBuckTM TinyLogic(R) TINYOPTOTM TinyPowerTM TinyPWMTM TinyWireTM SerDesTM UHC(R) Ultra FRFETTM UniFETTM VCXTM * EZSWITCHTM and FlashWriter(R) are trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Product Status Formative or In Design Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. Rev. I33 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Preliminary First Production No Identification Needed Full Production Obsolete Not In Production (c)2000 Fairchild Semiconductor Corporation 74LCX126 Rev. 1.5.0 www.fairchildsemi.com 13 |
Price & Availability of 74LCX12608
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |